3-45 MT8816 8 x 16 analog switch array features internal control latches and address decoder short set-up and hold times wide operating voltage: 4.5v to 13.2v 12vpp analog signal capability ? on 65 ? max. @ v dd =12v, 25 c ? r on 10 ? @ v dd =12v, 25 c full cmos switch for low distortion minimum feedthrough and crosstalk separate analog and digital reference supplies low power consumption iso-cmos technology applications key systems pbx systems mobile radio test equipment/instrumentation analog/digital multiplexers audio/video switching description the zarlink MT8816 is fabricated in zarlink s iso- cmos technology providing low power dissipation and high reliability. the device contains a 8 x 16 array of crosspoint switches along with a 7 to 128 line decoder and latch circuits. any one of the 128 switches can be addressed by selecting the appropriate seven address bits. the selected switch can be turned on or off by applying a logical one or zero to the data input. v ss is the ground refer-ence of the digital inputs. the range of the analog signal is from v dd to v ee . chip select (cs) allows the crosspoint array to be cascaded for matrix expansion. ordering information MT8816ae 40 pin plastic dip MT8816ap 44 pin plcc - 40 to 85 c figure 1 - functional block diagram 7 to 128 decoder latches 8 x 16 switch array cs strobe data reset vdd vee vss xi i/o (i=0-15) yi i/o (i=0-7) 11 128 128 ?????????????????? ??????????????? ax0 ax1 ay0 ay1 ay2 ax2 ax3 issue3 march 1997 iso-cmos
MT8816 iso-cmos 3-46 figure 2 - pin connections pin description pin # name description pdip plcc 11y3 y3 analog (input/output): this is connected to the y3 column of the switch array. 22ay2 y2 address line (input) . 3 3 reset master reset (input): this is used to turn off all switches regardless of the condition of cs. active high. 4,5 4,5 ax3,ax0 x3 and x0 address lines (inputs) . 6,7 7,8 x14, x15 x14 and x15 analog (inputs/outputs): these are connected to the x14 and x15 rows of the switch array. 8-13 9-14 x6-x11 x6-x11 analog (inputs/outputs): these are connected to the x6-x11 rows of the switch array. 14 6,15,16 nc no connection 15 17 y7 y7 analog (input/output): this is connected to the y7 column of the switch array. 16 18 v ss digital ground reference. 17 19 y6 y6 analog (input/output): this is connected to the y6 column of the switch array. 18 20 strobe strobe (input) : enables function selected by address and data. address must be stable before strobe goes high and data must be stable on the falling edge of the strobe. active high. 19 21 y5 y5 analog (input/output): this is connected to the y5 column of the switch array. 20 22 v ee negative power supply. 21 23 y4 y4 analog (input/output): this is connected to the y4 column of the switch array. 22, 23 24,25 ax1,ax2 x1 and x2 address lines (inputs) . 24, 25 26,27 ay0,ay1 y0 and y1 address lines (inputs) . 26, 27 30,31 x13, x12 x13 and x12 analog (inputs/outputs): these are connected to the x13 and x12 rows of the switch array. 40 pin plastic dip 44 pin plcc 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 ay2 reset ax3 ax0 x14 x15 x6 x7 x8 x9 x10 x11 nc y7 vss y6 strobe y5 vee y3 y2 data y1 cs y0 nc x0 x1 x2 x3 x4 x5 x12 x13 ay1 ay0 ax2 ax1 y4 vdd x14 x15 x6 x7 x8 x9 x10 x11 nc nc y7 vss y6 strobe y5 vee ax1 ax2 ay0 ay1 nc y4 1 65432 44434241 40 7 8 9 10 11 12 13 14 15 16 39 38 37 36 35 34 33 32 31 30 23 18 19 20 21 22 24 25 26 27 28 17 29 y0 nc x0 x1 x2 x3 x4 x5 x12 x13 nc cs y1 data y2 vdd y3 ay2 reset ax3 ax0 nc
iso-cmos MT8816 3-47 28 - 33 32-37 x5-x0 x5-x0 analog (inputs/outputs): these are connected to the x5-x0 rows of the switch array. 34 28,29, 38 nc no connection. 35 39 y0 y0 analog (input/output) : this is connected to the y0 column of the switch array. 36 40 cs chip select (input) : this is used to select the device. active high. 37 41 y1 y1 analog (input/output) : this is connected to the y1 column of the switch array. 38 42 data data (input) : a logic high input will turn on the selected switch and a logic low will turn off the selected switch. active high. 39 43 y2 y2 analog (input/output) : this is connected to the y2 column of the switch array. 40 44 v dd positive power supply. pin description (continued) pin # name description pdip plcc functional description the MT8816 is an analog switch matrix with an array size of 8 x 16. the switch array is arranged such that there are 8 columns by 16 rows. the columns are referred to as the y inputs/outputs and the rows are the x inputs/outputs. the crosspoint analog switch array will interconnect any x i/o with any y i/o when turned on and provide a high degree of isolation when turned off. the control memory consists of a 128 bit write only ram in which the bits are selected by the address inputs (ay0-ay2, ax0-ax3). data is presented to the memory on the data input. data is asynchronously written into memory whenever both the cs (chip select) and strobe inputs are high and are latched on the falling edge of strobe. a logical ? written into a memory cell turns the corresponding crosspoint switch on and a logical ? turns the crosspoint off. only the crosspoint switches corresponding to the addressed memory location are altered when data is written into memory. the remaining switches retain their previous states. any combination of x and y inputs/outputs can be interconnected by establishing appropriate patterns in the control memory. a logical ? on the reset input will asynchronously return all memory locations to logical ? turning off all crosspoint switches regardless of whether cs is high or low. two voltage reference pins (v ss and v ee ) are provided for the MT8816 to enable switching of negative analog signals. the range for digital signals is from v dd to v ss while the range for analog signals is from v dd to v ee . v ss and v ee pins can be tied together if a single voltage reference is needed. address decode the seven address inputs along with the strobe and cs (chip select) are logically anded to form an enable signal for the resettable transparent latches. the data input is buffered and is used as the input to all latches. to write to a location, reset must be low and cs must go high while the address and data are set up. then the strobe input is set high and then low causing the data to be latched. the data can be changed while strobe is high, however, the corresponding switch will turn on and off in accordance with the data input. data must be stable on the falling edge of strobe in order for correct data to be written to the latch.
MT8816 iso-cmos 3-48 * exceeding these values may cause permanent damage. functional operation under these conditions is not implied. ? dc electrical characteristics are over recommended temperature range. typical ?ures are at 25 c and are for design aid only; not guaranteed and not subject to production testing. absolute maximum ratings * - voltages are with respect to v ee unless otherwise stated. parameter symbol min max units 1 supply voltage v dd v ss -0.3 -0.3 16.0 v dd +0.3 v v 2 analog input voltage v ina -0.3 v dd +0.3 v 3 digital input voltage v in v ss -0.3 v dd +0.3 v 4 current on any i/o pin i 15 ma 5 storage temperature t s -65 +150 c 6 package power dissipation plastic dip p d 0.6 w recommended operating conditions - voltages are with respect to v ee unless otherwise stated. characteristics sym min typ max units test conditions 1 operating temperature t o -40 25 85 c 2 supply voltage v dd v ss 4.5 v ee 13.2 v dd -4.5 v v 3 analog input voltage v ina v ee v dd v 4 digital input voltage v in v ss v dd v dc electrical characteristics ? - voltages are with respect to v ee =v ss =0v, v dd =12v unless otherwise stated. characteristics sym min typ max units test conditions 1 quiescent supply current i dd 1 100 a all digital inputs at v in =v ss or v dd 0.4 1.5 ma all digital inputs at v in =2.4v + v ss ; v ss =7.0v 5 15 ma all digital inputs at v in =3.4v 2 off-state leakage current (see g.9 in appendix) i off 1 500 na iv xi - v yj i = v dd - v ee see appendix, fig. a.1 3 input logic ? level v il 0.8+v s s vv ss =7.5v; v ee =0v 4 input logic ? level v ih 2.0+v ss vv ss =6.5v; v ee =0v 5 input logic ? level v ih 3.3 v 6 input leakage (digital pins) i leak 0.1 10 a all digital inputs at v in = v ss or v dd dc electrical characteristics- switch resistance - v dc is the external dc offset applied at the analog i/o pins. characteristics sym 25 c70 c85 c units test conditions typ max typ max typ max 1 on-state v dd =12v resistance v dd =10v v dd = 5v (see g.1, g.2, g.3 in appendix) r on 45 55 120 65 75 185 75 85 215 80 90 225 ? ? ? v ss =v ee =0v,v dc =v dd /2, iv xi -v yj i = 0.4v see appendix, fig. a.2 2 difference in on-state resistance between two switches (see g.4 in appendix) ? r on 510 10 10 ? v dd =12v, v ss =v ee =0, v dc =v dd /2, iv xi -v yj i = 0.4v see appendix, fig. a.2
iso-cmos MT8816 3-49 ? timing is over recommended temperature range. see fig. 3 for control and i/o timing details. typical ?ures are at 25 c and are for design aid only; not guaranteed and not subject to production testing. crosstalk measurements are for plastic dips only, crosstalk values for plcc packages are approximately 5db better. ? timing is over recommended temperature range. see fig. 3 for control and i/o timing details. digital input rise time (tr) and fall time (tf) = 5ns. typical ?ures are at 25 c and are for design aid only; not guaranteed and not subject to production testing. ? refer to appendix, fig. a.7 for test circuit. ac electrical characteristics ? - crosspoint performance -voltages are with respect to v dd =5v, v ss =0v, v ee =-7v, unless otherwise stated. characteristics sym min typ max units test conditions 1 switch i/o capacitance c s 20 pf f=1 mhz 2 feedthrough capacitance c f 0.2 pf f=1 mhz 3 frequency response channel ?n 20log(v out /v xi )=-3db f 3db 45 mhz switch is ?n? v ina = 2vpp sinewave; r l = 1k ? see appendix, fig. a.3 4 total harmonic distortion (see g.5, g.6 in appendix) thd 0.01 % switch is ?n? v ina = 2vpp sinewave f= 1khz ; r l =1k ? 5 feedthrough channel ?ff feed.=20log (v out /v xi ) (see g.8 in appendix) fdt -95 db all switches ?ff? v ina = 2vpp sinewave f= 1khz; r l = 1k ? . see appendix, fig. a.4 6 crosstalk between any two channels for switches xi-yi and xj-yj. xtalk=20log (v yj /v xi ). (see g.7 in appendix). x talk -45 db v ina =2vpp sinewave f= 10mhz; r l = 75 ? . -90 db v ina =2vpp sinewave f= 10khz; r l = 600 ? . -85 db v ina =2vpp sinewave f= 10khz; r l = 1k ? . -80 db v ina =2vpp sinewave f= 1khz; r l = 10k ? . refer to appendix, fig. a.5 for test circuit. 7 propagation delay through switch t ps 30 ns r l =1k ? ; c l =50pf ac electrical characteristics ? - control and i/o timings - voltages are with respect to v dd =5v, v ss =0v, v ee =-7v, unless otherwise stated. characteristics sym min typ max units test conditions 1 control input crosstalk to switch (for cs, data, strobe, address) cx talk 30 mvpp v in =3v squarewave; r in =1k ? , r l =10k ? . see appendix, fig. a.6 2 digital input capacitance c di 10 pf f=1mhz 3 switching frequency f o 20 mhz 4 setup time data to strobe t ds 10 ns r l = 1k ? , c l =50pf ? 5 hold time data to strobe t dh 10 ns r l = 1k ? , c l =50pf ? 6 setup time address to strobe t as 10 ns r l = 1k ? , c l =50pf ? 7 hold time address to strobe t ah 10 ns r l = 1k ? , c l =50pf ? 8 setup time cs to strobe t css 10 ns r l = 1k ? , c l =50pf ? 9 hold time cs to strobe t csh 10 ns r l = 1k ? , c l =50pf ? 10 strobe pulse width t spw 20 ns r l = 1k ? , c l =50pf ? 11 reset pulse width t rpw 40 ns r l = 1k ? , c l =50pf ? 12 strobe to switch status delay t s 40 100 ns r l = 1k ? , c l =50pf ? 13 data to switch status delay t d 50 100 ns r l = 1k ? , c l =50pf ? 14 reset to switch status delay t r 35 100 ns r l = 1k ? , c l =50pf ?
MT8816 iso-cmos 3-50 figure 3 - control memory timing diagram * see appendix, fig. a.7 for switching waveform table 1. address decode truth table * switch connections are not in ascending order ax0 ax1 ax2 ax3 ay0 ay1 ay2 connection* 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 x0-y0 x1-y0 x2-y0 x3-y0 x4-y0 x5-y0 x12-y0 x13-y0 x6-y0 x7-y0 x8-y0 x9-y0 x10-y0 x11-y0 x14-y0 x15-y0 0 1 0 1 0 1 0 1 1 1 0 0 0 0 x0-y1 x15-y1 0 1 0 1 0 1 0 1 0 0 1 1 0 0 x0-y2 x15-y2 0 1 0 1 0 1 0 1 1 1 1 1 0 0 x0-y3 x15-y3 0 1 0 1 0 1 0 1 0 0 0 0 1 1 x0-y4 x15-y4 0 1 0 1 0 1 0 1 1 1 0 0 1 1 x0-y5 x15-y5 0 1 0 1 0 1 0 1 0 0 1 1 1 1 x0-y6 x15-y6 0 1 0 1 0 1 0 1 1 1 1 1 1 1 x0-y7 x15-y7 t css t csh t rpw t spw t as t ah t dh t d t s t r t r t ds 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% 50% cs reset strobe address data switch* on off
MT8816 iso-cmos 3-51
www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at
|
